UNIVERSITY COLLEGE OF ENGINEERING (Autonomous) OSMANIA UNIVERSITY, HYDERABAD

M.E. (E.C.E) II - Semester (Regular & PTPG) Main Examination September 2015

REVISED EXAMINATION TIME TABLE

Time: 2.00 PM to 5.00 PM

Examination Centre:
Department of ECE,
UCE (A), O.U.

28-09-2015 MONDAY	25-09-2015 FRIDAY	23-09-2015 WEDNESDAY	21-09-2015 MONDAY	18-09-2015 FRIDAY	16-09-2015 WEDNESDAY	14-09-2015 MONDAY	Date and Day	
Coding Theory & Techniques	 	VLSI Design & Technology	Real Time Operating System	Low Power VLSI Design	Data & Computer Communication Networks	Advanced Digital Design with Verilog HDL	Regular II-Semester	Digital Systems
Coding Theory & Techniques	 	VLSI Design & Technology	 - 	 	Data & Computer Communication Networks	 	PTPG II-Semester	ystems
Coding Theory & Techniques	Engineering Mathematics	Adaptive Signal Processing	Image & Video Processing	Optical Fiber Communication Systems	H H H H	Optimal Control Theory	Regular II-Semester	Systems & Sig
Coding Theory & Techniques	 	Adaptive Signal Processing	11 11 11	 	!! !! !! !!	Digital Spectral Analysis	PTPG II-Semester	Systems & Signal Processing
Phased Array Radar	Optimization Techniques	Microwave Solid State Devices	Microwave Antennas	Optical Fiber Communication Systems	Microwave Integrated Circuits	Global Navigational Satellite Systems	Regular II-Semester	Microwave & Ra
Engineering Research Methodology	H H H H	Electromagnetic Interference and Compatibility	Microwave Antennas		Microwave Integrated Circuits	Global Navigational Satellite Systems	PTPG II-Semester	Microwave & Radar Engineering
VLSI Technology	DSP Processors Architecture	VLSI Physical Design	Real Time Operating System	Low Power VLSI Design		Advanced Digital Design with Verilog HDL	Regular II-Semester	Embedded Systems and VLSI Design

Note: 1. This Time-Table is also applicable for Pre-Ph.D. students 2. Backlog students are eligible to appear without Re-registration of the subjects as per this Timetable.

DIRECTOR OF EVALUATION